

Programmer Electronic Control




- Command Set -

Reverse-Engineering and restoration Project

2005-2007 by Erik Baigar,


Revision 2007/03/18


All Rights Reserved



x_{11}	x_{10}	x_9	x_8	$x_7...x_0$ and Description
0	0	0	0	<p>LDI-Group: Data from memory position $[x_6...x_0]$ is transferred to index register IDX. Next Operation of STA, STS, INC, ADD and SUB occurs relative to this index register. Afterwards IDX is cleared by these instructions. The index register is always loaded from the zero-page. If $x_7 = 1$ the unit freezes during memory access to the zero page of the upper memory bank ($x_{12} = 1$). Needs power cycle to recover.</p> <p style="text-align: right;">0x000, 0, Function 0, 2.400μs</p>
0	0	0	1	<p>ADD-Group: Data from memory position $[IDX + x_6...x_0]$ is ADDED to accumulator and result is stored within accumulator. IDX is cleared during adding and Programmer Electronic Control freezes if $x_7 = 1$ in an attempt to access the upper bank ($x_{12} = 1$). There seems to be no carry flag mechanism during addition.</p> <p style="text-align: right;">0x100, 256, Function 1, 2.394μs</p>
0	0	1	0	<p>SUB-Group: Accumulator is subtracted from data in memory location $[IDX + x_6...x_0]$. Result is kept in the accumulator register, IDX set to zero after the instruction and the CPU freezes if $x_7 = 1$ on a memory access to the upper bank ($x_{12} = 1$) of core memory. No carry mechanism discovered so far.</p> <p style="text-align: right;">0x200, 512, Function 2, 3.554μs</p>
0	0	1	1	<p>STS-Group: Stores the extended shifter register to core memory $[IDX + x_6...x_0]$. IDX is used for relative memory access and cleared after this access. Accumulator remains unchanged. The register is implemented on the data boards SK8 and SK9 and is used in SHR and SHL commands - see below. Bit7 switches to write access to the upper half of the memory if $x_7 = 1$ and the unit freezes in doing so. Waveform-Example sta0_clr129_sta2:</p> <p style="text-align: right;">0x300, 768, Function 3, 2.992μs</p>

x_{11}	x_{10}	x_9	x_8	$x_7...x_0$ and Description
1	0	0	0	<p>RJMP-Group: x_7 determines whether the jump is $x_6...x_0$ instructions forward ($x_7=0$) or backward ($x_7=1$). Especially 100000000000 and 100010000000 are the same representation of a loop lasting forever.</p> <p>Special care has to be taken if IDX is not zero. In this case the jump width is calculated in the following way: $(-1) * x_7 * [IDX + x_6...x_0]$ and IDX is cleared by the jump.</p> <p style="text-align: right;">0x800, 2048, Function 8, 1.768μs</p>
1	0	0	1	<p>RJAN-Group: Continues with next instruction immediately if accumulator is positive, i.e. $a_{11} = 0$. Otherwise the RJAN instruction (Relative-Jump-if-Accu-Negative) performs a relative jump like RJMP.</p> <p style="text-align: right;">0x900, 2304, Function 9, 1.773μs</p>
1	0	1	0	<p>INC-Group: The accumulator register is loaded from memory location $[IDX + x_6...x_0]$. Then the accumulator incremented and the result is stored back to $[IDX + x_6...x_0]$. IDX is cleared after the INC's write operation and PEC freezes if $x_7 = 1$ in trying to access the upper bank ($x_{12} = 1$) already on the read cycle. Especially remember, that INC modifies the accumulator!</p> <p style="text-align: right;">0xa00, 2560, Function 10, 3.606μs</p>
1	0	1	1	<p>IDXCALL-Group: First the memory location of the next instruction to execute (i.e. $PC + 1$) is saved to the memory address specified in the lower 7 bits of the command: $PC + 1 \rightarrow [0...0x_7...x_0]$ (CAUTION: If $adr > 127$ PEC will freeze). Afterwards the new program counter PC is loaded from the memory location where IDX points to, i.e. the execution is continued with an indirect jump ($[IDX] \rightarrow PC$). Addresses are stored in two successive words with MSW (000a_{12}00000000) first and then LSW ($a_{11}...a_0$). The accumulator register is not affected by this operation and IDX is cleared. This operation can jump to the upper half of the memory without freezing the unit - at least some times. But unfortunately the unit obviously can not read properly from upper half during program execution...</p> <p style="text-align: right;">0xb00, 2816, Function 11, 6.607μs</p>

x_{11}	x_{10}	x_9	x_8	$x_7...x_0$ and Description
1	1	0	0	<p>UMUL-Group: This command multiplies the accumulator with the value read from $[IDX + x_6...x_0]$. Box freezes for $x_7 = 1$. This multiplication is executed in microcode and incorporates 12 shift and add operations. Therefore the multiply lasts for more than $8.8\mu s$. IDX operates as usual. The result is stored in the special shift register (LSW, i.e. 0 $r_{10}...r_0$) and the accumulator (MSW, 0 $r_{21}...r_{11}$).</p> <p>Caution: Only positive numbers (i.e. with bit 11 zero) are multiplied correctly. Thus UMUL essentially is a 11bit * 11bit multiplication. IDX is cleared by the operation and the special shift register is cleared before the multiply process.</p> <p style="text-align: right;">0xc00, 3072, Function 12, 9.360μs</p>
1	1	0	1	<p>UDIV-Group: Reads value from $[IDX + x_6...x_0]$. Influences special shift register and accu. Purpose maybe divide.</p> <p style="text-align: center;"></p> <p style="text-align: right;">0xd00, 3382, Function 13, 9.952μs</p>

x_{11}	x_{10}	x_9	x_8	$x_7...x_0$ and Description			
1	1	1	0	Special-Group: Depending on $x_7...x_0$ special functionality is available:			
				x_7	x_6	x_5	$x_4...x_0$ and Description
				0	0	0	SHL: Shifts accu left by $x_4...x_0$ bits. Instruction takes $(4 + x_4...x_0)$ -MEMEN/AADEN2-Cycles to complete. In each shift cycle first accumulator is shifted left where the MSB is dropped. Afterwards on the right side of accumulator s_{10} of the extended shift register is inserted for a_0 . Afterwards the extended shift register is shifted left as well where the LSB is cleared: $s_0 = 0$. The extended shift register can be accessed via the STS instruction. <div style="text-align: right;">0xe00, 3584, Function 14-0-0, 2.928μs + 0.576μs * N</div>
				0	0	1	$x_4 x_3 x_2 x_1 0$ - MSRTA: regardless of $x_4 x_3 x_2 x_1$ Moves the extended Shift Register to the Accumulator. All 16 possible opcodes encode the MSRTA instruction. Additionally, if <i>IDX</i> has been set prior to MSRTA then the following actions occur: (1) ShiftRegister:=(<i>IDX</i> >> 1) (2) Akku:=(<i>IDX</i> >> 1) <div style="text-align: right;">0xe20, 3616, Function 14-0-32, 2.336μs</div>
				0	0	1	$x_4 x_3 x_2 x_1 1$ - RSIDXTA: R ight Shift IDX to Accumulator (16 possible bit patterns): With <i>IDX</i> set prior to RSIDXTA the following operations are executed: (1) ShiftRegister:=(<i>IDX</i> >> 1) and (2) if <i>IDX</i> odd then Akku:=(<i>IDX</i> >> 1) otherwise Akku unchanged. <div style="text-align: right;">0xe21, 3617, Function 14-0-33, 2.368μs</div>
				0	1	0	$x_4 x_3 x_2 x_1 0$ - Regardless of $x_4 x_3 x_2 x_1$ accu (only lower byte) is read back from hidden register (see 111011000000). Extended Shift Register seems to be unimportant and is not changed by the Operation. Suspect purpose of this command group (occupies 16 bit patterns).  <div style="text-align: right;">0xe40, 3648, Function 14-0-64, 2.349μs</div>
				0	1	0	$x_4 x_3 x_2 x_1 1$ - MTA: This instruction makes a second core read cycle at the next program counter address and reads this to the accumulator register. Regardless of $x_4 x_3 x_2 x_1$ this is done, i.e. 16 possible bit patterns exist for this instruction and this is <i>the only two-cycle-instruction</i> of the unit! (M ove to Accumulator.) <div style="text-align: right;">0xe41, 3649, Function 14-0-65, 2.964μs</div>
				0	1	1	SHR: Shifts accu right by $-x_4...x_0$ bits (i.e. $x_4...x_0 = 11111$ shifts right one bit). Instruction takes $(4 + !(x_4...x_0) + 1)$ -MEMEN/AADEN2-Cycles to complete. First the extended shift register which can be accessed by the STS instruction is shifted right one position where its s_0 bit is lost. Afterwards the accu is shifted right and therein a_{11} is replicated to a_{10} . The bit a_0 which is shifted out of accumulator is inserted as s_{10} into the extended shift register. Thus there exist 11 hidden bits in the shifter unit's extended shift register $s_{10}...s_0$. <div style="text-align: right;">0xe60, 3680, Function 14-0-96, 2.928μs + 0.576μs * N</div>

IO-Group: Data is sent to the outputs (IOW) if $x_7 = 1$, otherwise data is read (IOR). $x_4...x_0$ is some kind of address which is applied to the bus in an intermediate state (DPL-number in x_5 and x_6 is visible here, too). This information is transferred to the sender-register as well and no output is generated if $x_0 = x_1 = 0$:



Applying word $zx_3...x_0$ as parameter launches an IOW instruction to address $xyzx_3...x_0$ and writes accu out to a Panavia-Link DPL01 to DPL04. $x_3...x_0$ are inserted as destination into the datagram, where x , y and z determine the link used for output and the identifier used. The following scheme applies:

Plug	x	y	z	Identifier	Command
DPL02	0	1	1	00	WDPL02 0, $x_3...x_0$
DPL03	1	1	1	00	WDPL03 0, $x_3...x_0$ (\neq 1111)
DPL02	0	0	1	01	WDPL02 1, $x_3...x_0$
DPL03	1	0	1	01	WDPL03 1, $x_3...x_0$
DPL02	0	1	0	10	WDPL02 2, $x_3...x_0$
DPL03	1	1	0	10	WDPL03 2, $x_3...x_0$
DPL01	0	0	0	11	WDPL01 3, $x_3...x_0$
DPL04	1	0	0	11	WDPL04 3, $x_3...x_0$

Monitoring the DPL01-DPL03 outputs in an negative regime, i.e. use CLK- on Pin7 for clock and DATA- on Pin10 for signal one gets the following diagrams:

1 1 1 1



1 x y





Issuing a second transmission while another transmission is running causes the program execution to be delayed until transmission has completed. The same applies if the second transmission is issued to a different DPL01-DPL04 output or a read operation is initiated.

0xf80, 4095, Function 15-1, 4.866 μ s – 13.000 μ s

x_{11}	x_{10}	x_9	x_8	$x_7...x_0$ and Description
1	1	1	1	RETFI : Return from Interrupt if $x_7 = \dots = x_0 = 1$.
				0xffff, 4095, Function 15-1-127, 7.120 μ s




from SK7




Tornado Computer Unit
 Programmier Electronic Control
 Control Register, SK10
 Analyzed 29.3.2005, EB
 Adress-Generation (PC)
 Minor change, 27.5.06

10TrEn	SK10/49	P2/0
10MUXSEL	SK10/48	P2/1
10CYin	SK10/14	P2/2
10LBHI	SK10/51	P2/3
10IDXT	SK10/13	P2/4
10MEMEN	SK10/53	P2/5
10PCT	SK10/18	P2/6
10A12	SK10/ 2	P2/7
10R2	SK10/37	P2/8
10R3	SK10/ 1	P2/9
RESET	SK12/ 4	P2/10
10FF2I	SK10/34	P2/11
10FF3I	SK10/70	P2/12
10FF1I2	SK10/17	P2/13
10FF1I2	SK10/16	P2/14
10FF1I3	SK10/52	P2/15



Tornado Computer Unit,
 Programmer Electronic Control,
 SK13, Rx-Tx-Interface
 Analyzed by Erik Baigarr
 22.2.2005
 1. Update 27.5.2006




AKTUELLE VERKABELUNG
 13A SK13/17 POD6/13
 13B SK13/50 POD6/12
 13EN SK13/16 POD6/14
 13CLK SK13/18 POD6/15


13A 17 Select-Lines A and B for all MUXes connected

50 13B


Geplante Verkabelung, NICHT UMGESETZT
 13EN SK13/19 P5/0
 13IN1 SK13/20 P5/1
 13IN2 SK13/16 P5/2
 13IRQ1 SK13/34 P5/3
 13IRQ2 SK13/33 P5/4
 13IRQ3 SK13/68 P5/5
 13IRQ4 SK13/69 P5/6
 13A SK13/17 P5/7
 13B SK13/50 P5/8
 13CLK SK13/18 P5/9
 13ST SK13/53 P5/10
 1301 SK13/51 P5/11
 1302 SK13/52 P5/12



DPL01 - DPL04
 A: CLK Out +
 B: CLK Out -
 C: Data Out +
 D: Data Out -
 E: Data In +
 F: Data In -
 G: CLK In +
 H: CLK In -
 V: IRQ out +
 W: IRQ out -
 T: IRQ in +
 U: IRQ in -



Read-Cycle after Reset:



of Mem AD triggers read-cycle

$t=0$

1 264ns	4 192ns	8 268ns	(A)
2 712ns	5 336ns	9 736ns	
3 7472ns	6 7392ns	10 7456ns	
	7 7536ns		

11 392ns	17 552ns	20 16ns
12 568ns	18 616ns	21 7352ns
13 624ns	19 752ns	22 7392ns
14 7016ns		
15 7600ns	23 334ns	24 648-656ns
16 7768ns	26 7400ns	25 7048-7056ns
	27 7544ns	

Data valid!

R: 28 264ns	W: 37 816ns	} INH
29 736ns	38 7256ns	
30 7472ns	39 880ns	
31 368ns	40 7256ns	
32 784ns	41 872ns	
33 7576ns	42 7232ns	
34 280ns		
35 784ns		
36 7480ns		

Cycle-Time 7200ns

