




# Programmer Electronic Control

## - Command Set -

Reverse-Engineering and restoration Project  
 2005-2007 by Erik Baigar,  
 Revision 2007/03/18  
 All Rights Reserved



$x_{11}$	$x_{10}$	$x_9$	$x_8$	<b><math>x_7 \dots x_0</math> and Description</b>
0	0	0	0	<b>LDI-Group:</b> Data from memory position $[x_6 \dots x_0]$ is transferred to index register $IDX$ . Next Operation of STA, STS, INC, ADD and SUB occurs relative to this index register. Afterwards $IDX$ is cleared by these instructiond. The index register is always loaded from the zero-page. If $x_7 = 1$ the unit freezes during memory access to the zero page of the upper memory bank ( $x_{12} = 1$ ). Needs power cycle to recover. <div style="border: 1px solid black; padding: 2px;">0x000, 0, Function 0, 2.400<math>\mu</math>s</div>
0	0	0	1	<b>ADD-Group:</b> Data from memory position $[IDX + x_6 \dots x_0]$ is ADDED to accumulator and result is stored within accumulator. $IDX$ is cleared durind adding and Programmer Electronic Control freezes if $x_7 = 1$ in an attempt to access the upper bank ( $x_{12} = 1$ ). There seems to be no carry flag mechanism during addition. <div style="border: 1px solid black; padding: 2px;">0x100, 256, Function 1, 2.394<math>\mu</math>s</div>
0	0	1	0	<b>SUB-Group:</b> Accumulator is subtracted from data in memory location $[IDX + x_6 \dots x_0]$ . Result is kept in the accumulator register, $IDX$ set to zero after the instruction and the CPU freezes if $x_7 = 1$ on a memory acces to the upper bank ( $x_{12} = 1$ ) of core memory. No carry mechanism discovered so far. <div style="border: 1px solid black; padding: 2px;">0x200, 512, Function 2, 3.554<math>\mu</math>s</div>
0	0	1	1	<b>STS-Group:</b> Stores the extended shifter register to core memory $[IDX + x_6 \dots x_0]$ . $IDX$ is used for relative memory access and cleared after this access. Accumulator remains unchanged. The register is implemented on the data boards SK8 and SK9 and is used in SHR and SHL commands - see below. Bit7 switches to write access to the upper half of the memory if $x_7 = 1$ and the unit freezes in doing so. Waveform-Example sta0_clr129_sta2:  <div style="border: 1px solid black; padding: 2px;">0x300, 768, Function 3, 2.992<math>\mu</math>s</div>



$x_{11}$	$x_{10}$	$x_9$	$x_8$	$x_7 \dots x_0$ and Description
0	1	0	0	<p><b>LDA-Group:</b> The accumulator register is loaded from memory location <math>[IDX + x_6 \dots x_0]</math> and the extended shift register may be modified by this instruction. <math>IDX</math> is cleared by the LDA operation and PEC ignores a <math>x_7 = 1</math> and accesses the equivalent <math>x_7 = 0</math>-location.</p>  <div style="text-align: right; border: 1px solid black; padding: 2px;">0x400, 1024, Function 4, 2.382μs</div>
0	1	0	1	<p><b>STA-Group:</b> The accumulator register is stored in memory location <math>[IDX + x_6 \dots x_0]</math> and the accumulator is not affected by the instruction. <math>IDX</math> is cleared by the STA operation and PEC freezes if <math>x_7 = 1</math> in trying to access the upper bank (<math>x_{12} = 1</math>). Signals during STA:</p>  <div style="text-align: right; border: 1px solid black; padding: 2px;">0x500, 1280, Function 5, 2.965μs</div>
0	1	1	0	<p><b>AND-Group:</b> The accumulator register logically ANDes with memory location <math>[IDX + x_6 \dots x_0]</math>. <math>IDX</math> is cleared by the AND operation and PEC maps <math>x_7 = 1</math> to <math>x_7 = 0</math> and accessing a lower word than intended.</p>  <div style="text-align: right; border: 1px solid black; padding: 2px;">0x600, 1536, Function 6, 2.397μs</div>
0	1	1	1	<p><b>RJAZ-Group:</b> Continues with next instruction immediately if accumulator is not zero. Otherwise the RJAZ instruction (Relative-Jump-if-Accu-Zero) performs a relative jump like RJMP.</p> <div style="text-align: right; border: 1px solid black; padding: 2px;">0x700, 2047, Function 7, 1.776 – 2.921μs</div>

$x_{11}$	$x_{10}$	$x_9$	$x_8$	<b><math>x_7 \dots x_0</math> and Description</b>
1	0	0	0	<p><b>RJMP-Group:</b> <math>x_7</math> determines whether the jump is <math>x_6 \dots x_0</math> instructions forward (<math>x_7=0</math>) or backward (<math>x_7=1</math>). Especially 100000000000 and 100010000000 are the same representation of a loop lasting forever.</p> <p><b>Special care</b> has to be taken if <math>IDX</math> is not zero. In this case the jump width is calculated in the following way: <math>(-1) * x_7 * [IDX + x_6 \dots x_0]</math> and <math>IDX</math> is cleared by the jump.</p> <div style="border: 1px solid black; padding: 2px; display: inline-block;">0x800, 2048, Function 8, 1.768μs</div>
1	0	0	1	<p><b>RJAN-Group:</b> Continues with next instruction immediately if accumulator is positive, i.e. <math>a_{11} = 0</math>. Otherwise the RJAN instruction (Relative-Jump-if-Accu-Negative) performs a relative jump like RJMP.</p> <div style="border: 1px solid black; padding: 2px; display: inline-block;">0x900, 2304, Function 9, 1.773μs</div>
1	0	1	0	<p><b>INC-Group:</b> The accumulator register is loaded from memory location <math>[IDX + x_6 \dots x_0]</math>. Then the accumulator incremented and the result is stored back to <math>[IDX + x_6 \dots x_0]</math>. <math>IDX</math> is cleared after the INC's write operation and PEC freezes if <math>x_7 = 1</math> in trying to access the upper bank (<math>x_{12} = 1</math>) already on the read cycle. Especially remember, that INC modifies the accumulator!</p> <div style="border: 1px solid black; padding: 2px; display: inline-block;">0xa00, 2560, Function 10, 3.606μs</div>
1	0	1	1	<p><b>IDXCALL-Group:</b> First the memory location of the next instruction to execute (i.e. <math>PC + 1</math>) is saved to the memory address specified in the lower 7 bits of the command: <math>PC + 1 \rightarrow [0 \dots 0x_7 \dots x_0]</math> (CAUTION: If <math>adr &gt; 127</math> PEC will freeze). Afterwards the new program counter <math>PC</math> is loaded from the memory location where <math>IDX</math> points to, i.e. the execution is continued with an indirect jump (<math>[IDX] \rightarrow PC</math>). Addresses are stored in two successive words with MSW (<math>000a_{12}00000000</math>) first and than LSW (<math>a_{11} \dots a_0</math>). The accumulator register is not affected by this operation and <math>IDX</math> is cleared. This operation can jump the the upper half of the memory without freezing the unit - at least some times. But unfortunately the unit obviously can not read properly from upper half during program execution...</p> <div style="border: 1px solid black; padding: 2px; display: inline-block;">0xb00, 2816, Function 11, 6.607μs</div>

$x_{11}$	$x_{10}$	$x_9$	$x_8$	$x_7 \dots x_0$ and Description
1	1	0	0	<p><b>UMUL-Group:</b> This command multiplies the accumulator with the value read from <math>[IDX + x_6 \dots x_0]</math>. Box freezes for <math>x_7 = 1</math>. This multiplication is executed in microcode and incorporates 12 shift and add operations. Therefore the multiply lasts for more than <math>8.8\mu s</math>. IDX operates as usual. The result is stored in the special shift register (LSW, i.e. 0 <math>r_{10} \dots r_0</math>) and the accumulator (MSW, 0 <math>r_{21} \dots r_{11}</math>). Caution: Only positive numbers (i.e. with bit 11 zero) are multiplied correctly. Thus UMUL essentially is a 11bit * 11bit multiplication. IDX is cleared by the operation and the special shift register is cleared before the multiply process.</p> <div style="text-align: right; border: 1px solid black; padding: 2px;">0xc00, 3072, Function 12, <math>9.360\mu s</math></div>
1	1	0	1	<p><b>UDIV-Group:</b> Reads value from <math>[IDX + x_6 \dots x_0]</math>. Influences special shift register and accu. Purpose maybe divide.</p>  <div style="text-align: right; border: 1px solid black; padding: 2px;">0xd00, 3382, Function 13, <math>9.952\mu s</math></div>



$x_{11}$	$x_{10}$	$x_9$	$x_8$	$x_7 \dots x_0$ and Description							
				Special-Group:			Depending on $x_7 \dots x_0$ special functionality is available:				
				$x_7$	$x_6$	$x_5$	$x_4 \dots x_0$ and Description				
1	1	1	0	0	0	0	<b>SHL:</b> Shifts accu left by $x_4 \dots x_0$ bits. Instruction takes $(4 + x_4 \dots x_0)$ -MEMEN/AADEN2-Cycles to complete. In each shift cycle first accumulator is shifted left where the MSB is dropped. Afterwards on the right side of accumulator $s_{10}$ of the extended shift register is inserted for $a_0$ . Afterwards the extended shift register is shifted left as well where the LSB is cleared: $s_0 = 0$ . The extended shift register can be accessed via the STS instruction.	0xe00, 3584, Function 14-0-0, $2.928\mu s + 0.576\mu s * N$			
				0	0	1	<b>MSRTA:</b> regardless of $x_4 \dots x_3 \dots x_2 \dots x_1$ Moves the extended Shift Register to the Accumulator. All 16 possible opcodes encode the MSRTA instruction. Additionally, if $IDX$ has been set prior to MSRTA then the following actions occur: (1) ShiftRegister:=( $IDX >> 1$ ) (2) Akku:=( $IDX >> 1$ )	0xe20, 3616, Function 14-0-32, $2.336\mu s$			
				0	0	1	<b>RSIDXTA:</b> Right Shift IDX to Accumulator (16 possible bit patterns): With $IDX$ set prior to RSIDXTA the following operations are executed: (1) ShiftRegister:=( $IDX >> 1$ ) and (2) if $IDX$ odd then Akku:=( $IDX >> 1$ ) otherwise Akku unchanged.	0xe21, 3617, Function 14-0-33, $2.368\mu s$			
				0	1	0	$x_4 \dots x_3 \dots x_2 \dots x_1$ 0 - Regardless of $x_4 \dots x_3 \dots x_2 \dots x_1$ accu (only lower byte) is read back from hidden register (see 111011000000). Extended Shift Register seems to be unimportant and is not changed by the Operation. Suspect purpose of this command group (occupies 16 bit patterns).	0xe40, 3648, Function 14-0-64, $2.349\mu s$			
				0	1	0	<b>MTA:</b> This instruction makes a second core read cycle at the next program counter address and reads this to the accumulator register. Regardless of $x_4 \dots x_3 \dots x_2 \dots x_1$ this is done, i.e. 16 possible bit patterns exist for this instruction and this is the only two-cycle-instruction of the unit! (Move to Accumulator.)	0xe41, 3649, Function 14-0-65, $2.964\mu s$			
				0	1	1	<b>SHR:</b> Shifts accu right by $-x_4 \dots x_0$ bits (i.e. $x_4 \dots x_0 = 11111$ shifts right one bit). Instruction takes $(4 + !(x_4 \dots x_0) + 1)$ -MEMEN/AADEN2-Cycles to complete. First the extended shift register which can be accessed by the STS instruction is shifted right one position where it's $s_0$ bit is lost. Afterwards the accu is shifted right and therein $a_{11}$ is replicated to $a_{10}$ . The bit $a_0$ which is shifted out of accumulator is inserted as $s_{10}$ into the extended shift register. Thus there exist 11 hidden bits in the shifter unit's extended shift register $s_{10} \dots s_0$ .	0xe60, 3680, Function 14-0-96, $2.928\mu s + 0.576\mu s * N$			

$x_{11}$	$x_{10}$	$x_9$	$x_8$	$x_7 \dots x_0$ and Description							
				1	0	0	Special-Group:	Depending on $x_7 \dots x_0$ special functionality is available:  Does an IOR instruction to address $10x_4 \dots x_0$ (EMUX=EMUXA=EMUXB=1) where the accumulator is modified.		0xe80, 3712, Function 14-1-0, 4.078μs	
				1	0	1	MATSR:	Completely independent of $x_4 \dots x_0$ this instruction Moves the Accumulator to extended Shift Register. All 32 possible combinations encode the MATSR instruction!	0xea0, 3744, Function 14-1-32, 2.344μs		
1	1	1	0				$x_4 \dots x_1 0$	is a <b>single</b> word instruction with unknown purpose. The accumulator is stored somewhere (at least the lower byte, see 111001000000).	0xec0, 3776, Function 14-1-64, 2.930μs		
				1	1	0	$x_4 \dots x_1 1$	is a <b>dual</b> word instruction with unknown purpose. Neither operation asserts IOR or IOW or modifies the accumulator or the extended shift register.		0xec1, 3777, Function 14-1-65, 3.539μs	
				1	1	1	0 0 0 0 0	Does a IOW instruction to address $111x_4 \dots x_0$ and writes accu with EMUX=EMUXA=EMUXB=1 to this address. Does not alter the accumulator or the extended shift register.		0xee0, 3808, Function 14-1-96, 5.117μs	


$x_{11}$	$x_{10}$	$x_9$	$x_8$	<b><math>x_7 \dots x_0</math> and Description</b>								
				<b>IO-Group:</b> Data is sent to the outputs (IOW) if $x_7 = 1$ , otherwise data is read (IOR). $x_4 \dots x_0$ is some kind of address which is applied to the bus in an intermediate state (DPL-number in $x_5$ and $x_6$ is visible here, too):								
1	1	1	1	0	?	?	IOR from DPL01 to DPL04 - Map identical to write (regarding x,y and z), but 0xf00 is waiting forever (can be canceled by reset!). <small>Output due to reading:</small> 					0xf00, 3840, Function 15-0, 2.339 – $\infty \mu s$

$x_{11}$	$x_{10}$	$x_9$	$x_8$	<b><math>x_7 \dots x_0</math> and Description</b>																																																											
				<b>IO-Group:</b> Data is sent to the outputs (IOW) if $x_7 = 1$ , otherwise data is read (IOR). $x_4 \dots x_0$ is some kind of address which is applied to the bus in an intermediate state (DPL-number in $x_5$ and $x_6$ is visible here, too). This information is transferred to the sender-register as well and no output is generated if $x_0 = x_1 = 0$ :																																																											
				Applying word $zx_3 \dots x_0$ as parameter launches an IOW instruction to address $xyzx_3 \dots x_0$ and writes accu out to a Panavia-Link DPL01 to DPL04. $x_3 \dots x_0$ are inserted as destination into the datagram, where $x$ , $y$ and $z$ determine the link used for output and the identifier used. The following scheme applies:																																																											
									<table border="1"> <thead> <tr> <th>Plug</th> <th><math>x</math></th> <th><math>y</math></th> <th><math>z</math></th> <th>Identifier</th> <th>Command</th> </tr> </thead> <tbody> <tr> <td>DPL02</td> <td>0</td> <td>1</td> <td>1</td> <td>00</td> <td><b>WDPL02 0, <math>x_3 \dots x_0</math></b></td> </tr> <tr> <td>DPL03</td> <td>1</td> <td>1</td> <td>1</td> <td>00</td> <td><b>WDPL03 0, <math>x_3 \dots x_0</math> (<math>\neq 1111</math>)</b></td> </tr> <tr> <td>DPL02</td> <td>0</td> <td>0</td> <td>1</td> <td>01</td> <td><b>WDPL02 1, <math>x_3 \dots x_0</math></b></td> </tr> <tr> <td>DPL03</td> <td>1</td> <td>0</td> <td>1</td> <td>01</td> <td><b>WDPL03 1, <math>x_3 \dots x_0</math></b></td> </tr> <tr> <td>DPL02</td> <td>0</td> <td>1</td> <td>0</td> <td>10</td> <td><b>WDPL02 2, <math>x_3 \dots x_0</math></b></td> </tr> <tr> <td>DPL03</td> <td>1</td> <td>1</td> <td>0</td> <td>10</td> <td><b>WDPL03 2, <math>x_3 \dots x_0</math></b></td> </tr> <tr> <td>DPL01</td> <td>0</td> <td>0</td> <td>0</td> <td>11</td> <td><b>WDPL01 3, <math>x_3 \dots x_0</math></b></td> </tr> <tr> <td>DPL04</td> <td>1</td> <td>0</td> <td>0</td> <td>11</td> <td><b>WDPL04 3, <math>x_3 \dots x_0</math></b></td> </tr> </tbody> </table>	Plug	$x$	$y$	$z$	Identifier	Command	DPL02	0	1	1	00	<b>WDPL02 0, <math>x_3 \dots x_0</math></b>	DPL03	1	1	1	00	<b>WDPL03 0, <math>x_3 \dots x_0</math> (<math>\neq 1111</math>)</b>	DPL02	0	0	1	01	<b>WDPL02 1, <math>x_3 \dots x_0</math></b>	DPL03	1	0	1	01	<b>WDPL03 1, <math>x_3 \dots x_0</math></b>	DPL02	0	1	0	10	<b>WDPL02 2, <math>x_3 \dots x_0</math></b>	DPL03	1	1	0	10	<b>WDPL03 2, <math>x_3 \dots x_0</math></b>	DPL01	0	0	0	11	<b>WDPL01 3, <math>x_3 \dots x_0</math></b>	DPL04	1	0	0	11	<b>WDPL04 3, <math>x_3 \dots x_0</math></b>
Plug	$x$	$y$	$z$	Identifier	Command																																																										
DPL02	0	1	1	00	<b>WDPL02 0, <math>x_3 \dots x_0</math></b>																																																										
DPL03	1	1	1	00	<b>WDPL03 0, <math>x_3 \dots x_0</math> (<math>\neq 1111</math>)</b>																																																										
DPL02	0	0	1	01	<b>WDPL02 1, <math>x_3 \dots x_0</math></b>																																																										
DPL03	1	0	1	01	<b>WDPL03 1, <math>x_3 \dots x_0</math></b>																																																										
DPL02	0	1	0	10	<b>WDPL02 2, <math>x_3 \dots x_0</math></b>																																																										
DPL03	1	1	0	10	<b>WDPL03 2, <math>x_3 \dots x_0</math></b>																																																										
DPL01	0	0	0	11	<b>WDPL01 3, <math>x_3 \dots x_0</math></b>																																																										
DPL04	1	0	0	11	<b>WDPL04 3, <math>x_3 \dots x_0</math></b>																																																										
1	1	1	1	1	$x$	$y$		Monitoring the DPL01-DPL03 outputs in an negative regime, i.e. use CLK- on Pin7 for clock and DATA- on Pin10 for signal one gets the following diagrams:																																																							
								Issuing a second transmission while another transmission is running causes the program execution to be delayed until transmission has completed. The same applies if the second transmission is issued to a different DPL01-DPL04 output or a read operation is initiated.																																																							
								0xf80, 4095, Function 15-1, 4.866 $\mu$ s – 13.000 $\mu$ s																																																							


$x_{11}$	$x_{10}$	$x_9$	$x_8$	$x_7 \dots x_0$ and Description
1	1	1	1	<b>RETFI:</b> Return from Interrupt if $x_7 = \dots = x_0 = 1$ . 0xffff, 4095, Function 15-1-127, 7.120 $\mu$ s




from SK7




SK1 + SK6





Tornado Computer Unit,  
Programmer Electronic Control,  
SK13, Rx-Tx-Interface  
Analyzed by Erik Baigar  
22.2.2005  
1. Update 27.5.2006



AKTUELLE VERKABELUNG


13A	SK13/17	POD6/1
13B	SK13/50	POD6/1
13EN	SK13/16	POD6/1
13CLK	SK13/18	POD6/1

Select-Lines A  
and B for all  
MIXes connected

Geplante Verkabelung  
NICHT UMGESSETZT

DPL01 - DPL04


- A: CLK Out +  
B: CLK Out -  
  
C: Data Out +  
D: Data Out -  
  
E: Data In +  
F: Data In -  
  
G: CLK In +  
H: CLK In -  
  
V: IRQ out +  
W: IRQ out -  
  
T: IRQ in +  
U: IRQ in -




### Output upon sending




Output due to reading:



Tornado Computer Unit,  
 Programmer Electronic Control,  
 SK14, Serial Parallel Converter  
 Analyzed by Erik Baigar  
 21.4.2005  
 1. Update 27.5.2006



# Read-Zyklus after Reset:



$t=0$       1 264ns      4 792ns      8 248ns      (A)  
 2 712ns      5 336ns      9 7368ns  
 3 7472ns      6 7392ns      10 7456ns      (B)  
 0:7108ns      0:7392ns      0:7456ns

11	392ns	77	552ns	20	16ns
12	568ns	78	616ns	21	7352ns
13	624ns	79	7252ns	22	7392ns
74	7016ns				
75	7600ns	23	334ns	24	648-656ns      (B)
76	7768ns	25	7400ns	25	7048-7056ns
			2+ 154ns		Datavalid

of Mem. R.    1usses    Rand-Cycle

R:	28	264ns	W:	37	876ns
	29	736ns		38	1256ns
	30	7472ns		39	880ns
	31	368ns		40	1256ns
	32	784ns		41	832ns
	33	1576ns		42	7232ns
	34	280ns			
	35	784ns			
	36	7480ns			

Cycle-Tim 7200ns

Write-Cycle : 10100000000000000000000000000000

